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I. INTROOUCTION 
D IGITAL frequency dividers are of increasing importance in a wide field of device applications for high-speed 
communication systems and high-end measuring equipment. 
Ever-increasing frequency limits have led to the demand for 
GaAs approaches. 
Dynamic frequency dividers based on 0.2-J.!m GaAs MES-
FET's have achieved a 26.5-GHz operational frequency [1]. 
Operation also at 26.5 GHz was reponed based on 0.25-
J.!Tn inverted AIGaAs HEMT technology [2], [3]. High-speed 
ECL static frequency dividers using Si bipolar transistors, 
AIGaAs/GaAs hetero bipolar transistors, and AllnAs/InGaAs 
HBT's have achieved operation at 25 GHz, 34.8 GHz, and 
39.5 G Hz. respectively [4)-{6]. 
A promising technology for AlGaAs/GaAs/AlGaAs quan 
tum-well transistors with double-delta doped supply layers 
[7) and gate lengths down to 0.2 JlTn [8) was developed at 
our institute, for high-speed logic [9], [I 0], analog circuits 
[II], and optoelectronic lC's I l2]. An integration complexity 
of 20000 transistors was demonstrated [13]. The design and 
performance of a dynamic frequency divider operating in the 
18-34 GHz range will be presented here. 
II. E/D·ALGAAs/GAAs/ALGAAs 
QUANTUM·WBLL TRANSISTOR PROCESS 
Fig. I shows a cross section of our recessed gate Al-
GaAs/GaAs/AIGaAs double-heterojunction depletion and en-
hancement type transistors with double delta doped supply 
layers. The narrow bandgap GaAs channel forms a quantum 
well between the wide-gap AIGaAs layers. 1be AlGaAs spac-
ers are optimized for high electron transfer from the supply 
layers into the channel, and on the other hand for reduced 
Coulomb scattering by spatial separation of the electrons in 
the channel and donors in the supply Layers. 
AIGaAs etch stops are used for both the enhancement and 
depletion type transistors. The GaAs is removed by a dry etch 
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Fig. I. Cross section of the AIOaAsiGaAs/AIGaAs helerojunclion structute. 
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Fig. 2. Dynamic frequency divider circuit schematic. 
process; the AlGaAs etch stops, however, are removed by 
conventional we& etching. 
This structure offers three advantages over standard MES-
FET's: 
• large carrier density in the channel, typically 1.8 x 1012 
em- 2, and a high electron mobility of about 7000 cm2 N s; 
• high differential drain resistance of about 50 k!l J.ITll, and 
transconductance of about 400 mS/mm due to electron 
confinement in the channel; and 
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fig. 3. Circuit sc.bematlc of the dynamic frequency divider with a memory type flip-llop. 
TABLE I 
QUAt11VM-WELL TRANSisTOR PARAMETERS FOR 0.2-pM 0A1C LENC'Ilf 
Type 
E 
0 
9m 
> i;OO mS/mm 
> 350 mS/mm 
fr 
> 70 GH.z 
>55OHz 
/mu 
> 100 GH.z 
> 100 GHz 
• precise conrrol of threshold voltage (10 mY standard 
deviation across a 2-in wafer). 
We have developed a mix-and-match techn(!logy combining 
an e-beam with optical lithography whereby thee-beam is used 
for Wfiting the gates only. 
Table I gives an overview of the transconductance 9m, 
the b'ansient frequency h, and the maximum frequency 
I max of our enhancement and depletion type rransistors for 
a gate length of 0.2 J1m. Our standard process sequence 
includes Schottky diodes, NiCr thin-film resistors, and MIM 
capacitors. For optoelecrronic circuits, MSM photodiodes can 
be monolithically integrated [12). Two gold layers are used for 
interconnections, the top layer using an airbridge technique, 
thus reducing parasitic capacitances. 
Ill. CIRCUIT DESIGN 
The maximum input frequency to a static divider is re-
stricted to about 
ltogg = l/2tpd 
where tpd is the delay time of the logic inverter. Dynamic 
frequency dividers generally can operate up to twice the input 
frequelllcy of static dividers: 
ltogg = 1/tpd· 
The simplest realization of a dynamic frequency divider 
is shown in Fig. 2. A single inverter and a buffer stage are 
connected in series, and the output of the buffer is fed back to 
the inverter input by a transfer gate. The inverter is switched 
with h~lf the frequency of the transfer gate. The time at which 
the rransfer gate is switched on due to the high level applied 
to the input is no longer than the delay of the inverter buffer 
chain, and that delay in tum will be shorter than one input 
pulse period. These equations give the upper and lower limits 
of stable operation of the divider circuit 
(2tiNv + 2tSF )- 1 < I < (tJNv + tsp ) - 1 
where tiNv and tsp are the propagation delays of the inverter 
and the source follower, respectively. 
During the time when the transfe.r gate is switched off, the 
logic state is stored only in the capacitance of the high-ohmic 
inverter input node. For higher frequencies, however, espe-
cially for very short rise and fall times, the gate capacitance 
of the transfer gate can cause a loss of data. Data storage in 
a memory type flip-flop as presented in [2) and [3] is more 
reliable. Fig. 3 depicts the circuit schematic. The memory 
type flip-flop comprises two ED-DCFL inverters. These DCFL 
inverters never will reach 30 GHz operation, but in this case 
the outputs are directly driven. Thus the gate widths of the flip-
flop transistors should be small in comparison to the. driving 
buffers. To switch the flip-flop symmetrically two ring oscilla-
tors were used, each consisting of one SBFL inverter and two 
source followers. The push-pull stages of the SBFL inverters 
guarantee low output inpedance and a high voltage swing. 
Because of finite rise and fall times, an appropriate delay 
in the inverter output signals is very important for stable 
operation of the divider. Therefore a second source follower 
was used in the ring oscillator chain. 
The gate widths of the transfer transistors are a trade-off 
between a high on-conductance and a low capacitive load for 
the driving source follower. 
The circuit design was optimized by SPICE simulation on 
the basis of an in-house developed HEMT network model 
presented earlier [ 14]. All transistors have gate lengths of 
0.2 p,m; the optimized values for the gate width are shown 
in the figure. 
For higher frequencies 1/3 and 1/4 division can be expected, 
but the appropriate bandwidth for stable operation declines. 
IV. RESULTS 
Fig. 4 is a micrograph of the divider circuit. The chip size 
excluding buffers is approximately 150 J.IUl x 200 11m. The 
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Fig. 4. Micrograph of the divider circuit. 
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Fij! . 5. Measured pulse diagram of a 34-GHz input and lhe 17-GHz output 
of the dynamic frequency divider. 
input is applied to the bond pads using a coplanar line and 
on chip tenninated to match 50 n. 
Measurements carried out on the digital dynamic frequency 
divider show a lower limit for stable operation of 18 GHz. 
A value of 34 GHz for the maximum input frequency was 
obtained. Fig. S shows the pulse diagram of the 34-GHz input 
;md 1he 17-GHz output. As far as we know this is the best result 
cv<:r reponed for HEMT circuits. and similar to the frequency 
limit shown by use of AIGaAs/GaAs HBT's. 
Between 36 GHz and the 40-GHz limit of the test equip-
ment, an operation modulus of 1/3 division could be shown. 
The divider can operate with single-phase input. The input 
~oltage swing is about I V at 18 GHz and decreases as the 
frequency increases. 
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Both single-phase and differential outputs are possible. The 
circuit runs at a power supply of VDD = 2 V and Vss = -2 Y. 
A power consumption as low as about 250 mW was obtained 
for the divider without buffers. 
A fully functional yield greater than SO% was obtained. 
V. SuMMARY 
The design and perfonnance of a dynamic frequency divider 
was presented. This digital IC demonstrates the abiliry of our 
AIGaAs/GaAs/AIGaAs quantum-well FET's with gate lengths 
of 0.2 f.Lm. Stable operation was achieved in the frequency 
range from 18 GHz up to 34 GHz with a power consumption 
of 250 mW. As far as we know, this is the best result ever 
reponed for HEMT circuits, and it is similar to the frequency 
limit achieved by use of AIGaAs/GaAs HBT's. 
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